


Sequential Circuit Synthesis and optimization for low power


• Sequential ckt Synthesis Flow.

- ① State assignment To be discussed.
- ② Logic optimization (technology independent) Done!
- ③ Technology mapping Done!
- ④ post-mapping optimization (e.g., re-wiring). Done!





- We will discuss
 - ① Low-power state assignment
 - ② Re-timing
 - ③ Clock shut-down

• Low-power state Assignment




Try to find state assignments to reduce the # of logic transitions at the ckt present-state inputs between two consecutive clock cycles.

• STG & probabilities




Assume equiprobable and independent input signals




$$\frac{3}{29} \times \frac{3}{4} = \frac{9}{27}$$

• problem formulation: integer linear programming (ILP)

show by example:



* use 2 state variables



$$\begin{aligned}
 e_1^1 \oplus e_2^1 + e_1^2 \oplus e_2^2 &\geq 1 \\
 e_1^1 \oplus e_3^1 + e_1^2 \oplus e_3^2 &\geq 1 \\
 &\vdots \\
 e_3^1 \oplus e_4^1 + e_3^2 \oplus e_4^2 &\geq 1
 \end{aligned}
 \left. \vphantom{\begin{aligned} e_1^1 \oplus e_2^1 + e_1^2 \oplus e_2^2 &\geq 1 \\ e_1^1 \oplus e_3^1 + e_1^2 \oplus e_3^2 &\geq 1 \\ &\vdots \\ e_3^1 \oplus e_4^1 + e_3^2 \oplus e_4^2 &\geq 1 \end{aligned}} \right\} \text{Constraints}$$

Minimum cost:


$$\begin{aligned}
 &6 (e_1^1 \oplus e_2^1 + e_1^2 \oplus e_2^2) + 9 (e_2^1 \oplus e_3^1 + e_2^2 \oplus e_3^2) \\
 &+ 9 (e_2^1 \oplus e_4^1 + e_2^2 \oplus e_4^2) + 27 (e_3^1 \oplus e_4^1 + e_3^2 \oplus e_4^2)
 \end{aligned}$$

∴ NP Complete

For large STGs, the exact ILP solution is not possible

• Semi-exact algorithm ⇒ Try to min $\left(\sum_{h=1}^n w_{i,j}^h (e_i^L \oplus e_j^L) \right)$

*Always try to glue states and assign same bit patterns for large-weight nodes.



	v_1	v_2
s_1	0	X
s_2	0	X
s_3	1	X
s_4	1	X

s_3, s_4 have the largest transition probability.


↑
Try to assign the first state variable

i, j should be as similar as possible

min cost: $0 \cdot 27 + 0 \cdot 6 + 1 \cdot 9 + 1 \cdot 9 = 18$ ✓ $(0 \times 27) + (0 \times 6) + (1 \times 9) + (1 \times 9) = 18$

other costs: $(s_2 s_3) (s_3 s_4)$ we have $27 \cdot 1 + 9 \cdot 1 = 36$

Recompute the weights of the STG



the hammin distance between S_2 and S_3 is 1 (based on the partial state assignment)

$$9(d_{ij} + 1)$$

" 1

two state with large hamming distance


↓
have been very different

↓
should be glue together by assigning larger weight

$$27(d_{ij} + 1) = 27$$

" 0

	V_1	V_2
S_1	0	0
S_2	0	1
S_3	1	1
S_4	1	0



∴ minimize the difference


min. cost: $6 \cdot 1 + 18 \cdot 1 + 18 \cdot 1 + 27 \cdot 1 = \underline{\hspace{2cm}}$



Other cost: $\underline{\hspace{2cm}}$. larger.

• Still, not a good solution for large-sized STG.

A Heuristic Algorithm



how to find others for the same group??

Def. Indistinguishability class:

Two states s_i and s_j having the same partial code of order L (codes are the same with L bit) are said to belong to the same indistinguishability class

Example:


	v_1	v_2
s_1	0	X
s_2	0	X
s_3	1	X
s_4	1	X

s_1 and s_2 (s_3 and s_4) are ⁱⁿ the same indistinguishability class.

Def. We call indistinguishability class, $C_{k,L}$, $k=1, \dots, n_{class}$, the groups of states with equal partial codes after the assignment of the preceding ~~variables~~ variables $L-1$

Example:

	v_1	v_2
s_1	X	X
s_2	X	X
s_3	X	X
s_4	X	X




$C_{1,1}$
 # of class
 preceding 0 bit assigned

$C_{1,2}$
 # of class
 preceding 1 bit has been assigned

$C_{2,2}$
 # of class

property: The maximum # of indistinguishable partial state codes, after the assignment of the l -th bit, must be less than $2^{n_v - l}$; otherwise, no unique code can be assigned to such states with the remaining bits of encoding.

Example:



∴ The problem is $\sum_{h=1}^{\# \text{ of edges}} w_{i,j}^h (e_i^L \oplus e_j^L)$ such that $\nabla C_{k,l}$ code variable state

try to assign l 's code variable state

$$\begin{cases} \sum_{S_i \in C_{k,lH}} e_i^L \leq 2^{n_{var} - l} \\ \sum_{S_i \in C_{k,lH}} e_i^L \leq 2^{n_{var} - l} \end{cases}$$

$\forall C_{k,l}$
all $S_i \in C_{k,lH}$
with $e_i^L = 1$

all $S_i \in C_{k,lH}$ with $e_i^L = 0$

E.g. $n_{var} = 2, l = 1$

Assign (s) {
s

Sort edges by weight in decreasing order;

for each edge (s_i, s_j) {
r

if (s_i and s_j are not assigned)

```

{
  if (no class violation)
  {
    x = select-bit (si, sj);
    ei = x; ej = x;
  }
  else
  {
    x = select-bit (si, sj);
    ei = x; ej = x';
  }
  e
}

```

```

}
else
if (si or sj not assigned)
{
  Sh = unassigned (si, sj);
  Sg = assigned (si, sj);
  if (no class violation)
  {
    x = select-bit (Sh);
  }
}

```


$e_h = x;$

} else
 α

$e_h = e_g';$

}
} r
} 0

for $l = 1$ to $nvar$

{

adjust class constraints;

assign (s);


adjust the edge weight;

}

$\rightarrow w_{i,j}^h (new)$

$= w_{i,j}^h (old) (d_{i,j} + 1)$

Example :



|=1)

adjust class constraints. My assignment Each class must have (88)
Must have $\leq 2^{2-1}$ states.


assign (5);

★ What's class violation?
If two states ~~can be~~ assigned the same code without violating the number of states in each indistinguishability \rightarrow we call them "No class violation"

\rightarrow process $(S_3) \xrightarrow{27} (S_4)$
none assigned 1st bit
no class violation;

$x = \text{select-bit}(S_3, S_4)$, randomly choose 1;

$e_3^1 = 1$; $e_4^1 = 1$;



key point:

Always try to assign the same code to two states, ~~unless~~ unless class violation might occur

\rightarrow process $(S_2) \xrightarrow{9} (S_3)$

S_3 assigned,

class violation (~~not~~ ^{assign} 1 to e_2^1 cause violation)

$\therefore e_2^1 = 0$;



\rightarrow process $(S_2) \xrightarrow{9} (S_4)$

~~S_4 assigned~~

~~class violation (assign 1 to S_2)~~

Both S_2 and S_4 are assigned

stop

→ process $s_1 \xrightarrow{6} s_2$

s_2 assigned.

~~NO~~ ~~class violation~~ ~~(~~if s_1 and s_2 are in the same class~~)~~

→ $e_1^1 = 0$; ↑
 so, s_1 & s_2 can be assigned the same code.


∴ 1st bit has been assigned

	e_1	e_2
s_1	0	x
s_2	0	x
s_3	1	x
s_4	1	x



We were stuck here!
 Sometimes, your professor can be "stupid!!"

⇒ adjust the edge weights




⇒ $l=2$
 adjust the class constraints
 assign (5)


My new aspect for Each class must have $l=2$ must have $\leq 2^{l-2}$ states



None assigned ~~first~~ ^{2nd} bit, same class
Class violation




∴ select-bit (s_3, s_4)



if y assigned 0,
⇒ Cost = ~~18~~ + 18
= 36.

if y assigned 1
⇒ Cost = 18 + 18 = 36




x can be randomly chosen 0 or 1. * Try to find one with smaller cost

∴ $e_3^2 = 1$ $e_4^2 = 0$

$$\text{Cost} = \sum_{\text{all other states with diff. assign } S_a \text{ from } S_3}^{\text{weight}} (S_3, S_a) +$$


$$\sum_{\text{weight}} (S_4, S_a)$$



s_3 : assigned
 s_2 : unassigned

no class violation (s_2 and s_3 are not in the same class)


$x = \text{select-bit}(s_2)$




∴ x can be 0 or 1.

Let $e_2^2 = 1$

$$\begin{bmatrix} 0 & 1 \\ 0 & 1 \\ 1 & 1 \\ 1 & 0 \end{bmatrix}$$



Both assigned



in the same class

Class violation



s_2 assigned
 s_1 unassigned

$e_1^2 = 0$

Done!



$$\begin{matrix} s_1 \\ s_2 \\ s_3 \\ s_4 \end{matrix} \begin{bmatrix} e_1 & e_2 \\ 0 & \cancel{0} \\ 0 & \bullet 1 \\ 1 & 1 \\ 1 & 0 \end{bmatrix}$$

Logic Shut-down

Try to shut down the logic which is not in use during some particular clock cycles, such that power dissipation can be reduced.

- * pre-computation
- * Gated clocks.

pre-computation: First architecture (pipeline structure)



Connect to $X_1 - X_N$ whenever necessary


↑
well aligned with R_1
in pipeline timing!!

$g_1 = 1 \Rightarrow f = 1$

$g_2 = 1 \Rightarrow f = 0$

• g_1 and g_2 Cannot be both 1.

• Assume ring edge-triggered FF.



- \Rightarrow Register R_1 inactive at
- \Rightarrow R_1 value will not be changed.
- \Rightarrow A does not have circuit activity.

* Correct output is provided by both register following g_1 and g_2 (and saved) here


• Problems:

* g_1 & g_2 can't be too complex.

otherwise, power saved at A will lose at g_1 and g_2 .

* Choice of the predictor function is not easy.

* Add extra delay to the ckt in normal function. So can be applied to non-critical logic blocks only.



• Major difference:

① Inputs are partitioned into two subsets, and only one of them feeds g_1 and g_2 .

(∴ still use R_1 to generate function f)
instead of using 2 extra FFs.

inputs of R_1 can uniquely determine f .


② Only one extra NOR gate is required.

Note:

⇒ g_1 and g_2 only determine whether the selected subset of inputs to block A can be frozen

• The architecture does not calculate and store in advance the output values for the subsequent clock cycle.


Example:



$$g_1 = C \langle n-1 \rangle \overline{D \langle n-1 \rangle}$$


$$g_2 = \overline{C \langle n-1 \rangle} D \langle n-1 \rangle$$

Generalized architecture
for 2-type pre-computation



Example:

96



Compute $(C+D) > (X+Y)$

Two cycle pre-computation:

$$g_1 = \overline{C(n-1)} \cdot \overline{D(n-1)} \cdot \overline{X(n-1)} \cdot \overline{Y(n-1)}$$

$$g_2 = \overline{C(n-1)} \cdot \overline{D(n-1)} \cdot X(n-1) \cdot Y(n-1)$$


$$P(g_1 + g_2 = 1) = \frac{2}{16}$$

$\therefore 12.5\%$ of time we can use the Lowpower mode.

Gated Clocks.



(97)

- Selectively stop the clock and thus force the C.L. to make no transition, whenever the computation to be performed is useless.
- Three-step procedure
 - ① Determine a Boolean function, F_a , to activate the clock gating function
 - ② Generate a single-output combinational logic which implements the activation function
 - ③ Take the Logic AND of the activation ckt and the original CLK.



• Major problems.

- ① F_a may introduce some timing violations.
E.g., hazard & race
- ② Properly detecting the idle conditions is not trivial
- ③ power consumed by F_a may offset the saving in C.L. P.C.






Fa: selectively stop the clk of the ckt any time no state and output transition takes place.

L: Transparent when $CLK = 0$
It filters glitches occur in the output of Fa.

How to identify the function of Fa?

- Moore machine, find the self-loop states.



$$f_a = x_1'x_2 + x_1x_2' + x_1s_1'$$

fa

x ₁ x ₂	s ₁ s ₂			
	00	01	11	10
00			X	
01	1	1	X	1
11	1	1	X	1
10	1	1	X	1

fa: 6 literals

Fsm: 23 literals

∴ Area overhead = 28%


• If overhead is too large, try to reduce by selecting a subset of the fa function

e.g.

$s_1 s_2$ $x_1 x_2$	00	01	11	10
00			x	
01	1	1	x	1
11	1	1	x	
10	1	1	x	1

$$f_a = x_1' x_2 + x_1 x_2'$$

① <a>



$$P_1(X) = 1 - P_1(A) P_1(B) = 0.75 = \frac{3}{4}$$

$$P_1(Z) = 1 - \frac{1}{2} \cdot \frac{3}{4} = 1 - \frac{3}{8} = \frac{5}{8}$$

$$E_{sw}(A) = E_{sw}(B) = E_{sw}(C) = 2 \cdot \frac{1}{2} \cdot \frac{1}{2} = \frac{1}{2}$$

$$E_{sw}(X) = 2 \cdot \frac{3}{4} \cdot \frac{1}{4} = \frac{3}{8} = \frac{12}{32}$$


$$E_{sw}(Z) = 2 \cdot \frac{5}{8} \cdot \frac{3}{8} = \frac{15}{32}$$

$$Power = \frac{1}{2} \cdot (5)^2 \cdot (300 \times 10^6) \left[\frac{1}{2} \times 3 \times 13 \times 10^{-12} + \frac{27}{32} \times 60 \times 10^{-12} \right]$$

$$= 12.5 \times 300 \times 10^6 \left[19.5 + 50.625 \right] \times 10^{-15}$$

$$= 262969 \times 10^{-9} \text{ W}$$

$$= 262.969 \times 10^{-6} \text{ W} \quad \text{or } 262.969 \mu\text{W}$$




one unit delay

<C> Increase the power consumption

p2

(2)



Totally, 5 transitions

→ short ckt power consumption

$$= \frac{5}{2} \times \frac{\beta}{12} (V_{dd} - 2V_T)^3 C f \quad f = 1$$

$$\rightarrow \frac{5}{24} \cdot \beta \cdot (V_{dd} - 2V_T)^3 C$$

Note: $\frac{\beta}{12} (V_{dd} - 2V_T)^3 C f$ is P_{short} for 2 transitions!!!

<3>

Although the low-activity nodes might not be
this should be tolerable.

fully ~~simulation~~ simulated, For example, a node with

switching prob. = $\frac{3}{1000}$ might be estimated $\frac{1}{1000}$.

However, this should not give too much


trouble since the low-activity nodes contributed


small power dissipation anyhow.

<4>


$$P_{ave} = \frac{1}{T} \int_0^T V_{dd} \cdot i_{dd}(t) dt$$

$$= \frac{V_{dd}}{T} \int_0^T i_{dd}(t) dt$$



instantaneous reverse current introduced by  transition at A.

(5) This problem tests whether you have good understanding about relations between don't care and power dissipation.



* Prime implicants: $\bar{a}\bar{b}\bar{c}\bar{d}$ and bd

We don't have to do anything for $\bar{a}\bar{b}\bar{c}\bar{d}$


* Must check abd , $b\bar{c}d$, bcd (Note: $\bar{a}bd$ must not be checked).


power (bd)




$$2(0.5)(0.5) + 2(0.5)(0.5) + 2 \cdot \frac{1}{4} \cdot \frac{3}{4}$$

$$= 1 + \frac{3}{8} = \frac{11}{8} = 1.375$$





$\bar{a}\bar{b}\bar{c}d$



$$P(x=1) = P(\bar{a}\bar{b}\bar{c}d) + P(bd)$$


$$= (0.9) \cdot (0.5) \cdot (0.1) \cdot (0.5) + (0.5) \times (0.5)$$

$$= 0.0225 + 0.25 = 0.2725$$

$$2(0.2725)(1 - 0.2725) = 0.3965$$

$$\sum = 1.375 + 0.3965 = 1.7715$$

How about abd?



increase
 ~~$2 \cdot (0.1) \cdot (0.9) = 0.18$~~

$$P_i = (0.1)(0.5)(0.5) = 0.025$$

$$P_{sw} = 2(0.025)(0.975) = 0.04875$$


$$2(0.1)(0.9) + 2(0.5)(0.5) + 2(0.5)(0.5) = 0.18 + 1 = 1.18$$

$$P(x=1) = P(\bar{a}\bar{b}\bar{c}d) + P(abd) = 0.0225 + (0.1)(0.5)(0.5) = 0.0225 + 0.025 = 0.0475$$

$$2(0.0475) \cdot (1 - 0.0475) = 0.090$$

$$\sum = 1.18 + 0.04875 + 0.090 = 1.31875$$

∴ abd is a PPI



$$1.18 + 2(0.9)(0.1)$$

$$= 1.36$$

$$P_1 = \underline{0.05} \times \underline{0.45}$$


$$= 0.0225$$

$$2 \cdot P_1 P_0$$

$$= 0.044$$

$$1.36 + 0.044 = \underline{1.404}$$

Not a PPZ



$$1.18 + 2(0.9)(0.1) + 2(0.9)(0.1) = 0.0025$$

$$P_1 = (0.1)(0.5)(0.5)(0.1)$$

$$2 \times (0.0025)(0.9975)$$

$$= 0.005$$

$$= 1.36$$

$$+ 0.048$$

$$1.54$$


$$\Downarrow$$

$$\underline{1.365}$$

$$1.545$$

Not a PPZ

b c' d



$$2(0.5)(0.5) + 2(0.5)(0.5) + 2(0.9)(0.1) + 2(0.9)(0.1)$$


$$= 1 + 0.36 = 1.36$$

$$+ 0.049$$

$$1.409$$

NOT PPI

bcd



$$2(0.5)(0.5) + 2(0.5)(0.5) + 2(0.1)(0.9)$$


$$= 1.18 + 0.35$$

$$= 1.53 \quad \text{NOT } \leq \text{ PPI}$$

(6)


PS

original ckt:



identify ctd as a kernel

new ckt



(P10)

$$t(c) + t(d) + t(\overset{ctd}{\cancel{c}}) - t(ctd)$$

$$= t(c) + t(d) \geq 0$$

∴ new design saves power.