

Combinational Logic Optimization

• Power optimization can be achieved at system, architectural (behavioral), register-transfer, logic level, transistor, and physical design, circuit level



• Logic synthesis design level.

Automatic synthesis of gate-level netlists, minimizing some objective function subject to various constraints

E.g., goal: minimal area

Subject to: delay requirement.

• Techniques used for logic synthesis



- * Extraction
 - * Re-substitution
 - * Collapsing
 - * Decomposition
 - * Factorization
- Try to optimize several functions
- Try to optimize a single function

Extraction: Look for expressions observed many times.
 Extract them, and implemented only once. Then,
 they are shared.

E.g.

$$F = (a+b) \cdot c \cdot d + e$$

$$G = (a+b) \cdot \bar{e}$$

literal count = 16

$$H = c \cdot d \cdot e$$

$$I = (a+b) \cdot c \cdot d \cdot e$$

We identify $a+b$, $c \cdot d$ as common terms.

$$x = a+b$$

$$y = c \cdot d$$

$$F = x \cdot y + e$$


literal count = 14

$$G = x \cdot \bar{e}$$

$$H = y \cdot e$$


$$I = x \cdot y \cdot e$$

original ckt



New ckt:

use 2 lines to replace 4 lines.



* use literal count to estimate the ckt area.


Re-substitution Decomposition

Use the function of a node already in the network to implement the function of another node in the ckt.

$$G = a + b$$

$$F = (a + b) \cdot c + cd$$

$$\Rightarrow F = G \cdot c + cd$$



Factorization: Identify logic sharing within the same function. (58)

Derive a factored form from a sum-of-product form.

E.g.

$$F = a \cdot c + a \cdot d + b \cdot c + b \cdot d + e$$

Literal count = 9

$$\Rightarrow F = c(a+b) + d(a+b) + e$$

$$= (a+b)(c+d) + e$$

literal count = 5

Decomposition

Reexpress a single function as a collection of new functions.

Two goals:
 1. Smaller-sized expressions are more likely to be substituted by other functions

2. Reduce the size of expression to that of library cells


E.g. if too many '+'s, then still need to decompose!!!
 P. 278 of De Michell!

$$F = a \cdot b \cdot c + a \cdot b \cdot d + \bar{a} \bar{c} \bar{d} + \bar{b} \bar{c} \bar{d}$$

$$X = a \cdot b$$

$$Y = c \cdot d$$

$$F = X \cdot Y + \bar{X} \bar{Y}$$



Collapsing


★ split a complex function into several gates.

(increase speed)

Example:

$$v_r = p + a'$$


$$v_s = v_r + b'$$



the collapsing of an internal vertex is its removal from the network.

• inverse of substitution

A collapsing of $v_r \Rightarrow v_s = p + a' + b'$




Motivation: try to remove a simple local function

e.g. v_r does not have fanout to other nodes or

v_r is not a PI.

• Technology independent power optimization



- * Includes
 - algebraic logic restructuring techniques.
 - Boolean optimization techniques.

* power optimization by common sub-expression extraction.
 Given a boolean network, find a set of nodes to introduce in the network such that the power cost of the network in the Sop form is minimized.

Example:

$$F_1 = a(xy) + a(uw) + vZ$$

$$F_2 = b(xy) + b(uw) + vZ$$

With the following switches

probabilities:

$$p(a) = 0.97$$

$$p(u) = 0.91$$

$$p(x) = 0.67$$

$$p(b) = 0.02$$

$$p(v) = 0.93$$

$$p(y) = 0.47$$

$$p(c) = 0.51$$

$$p(w) = 0.35$$

$$p(z) = 0.65$$

How to rearrange the boolean equations s.t. the power consumption can be minimized.

Def: Two functions are orthogonal if they do not have common literals.

E.g., $f = atb, g = ctd$

f and g are orthogonal. ($g \perp f$)

Def. Function g is an algebraic divisor of f if $\exists h, r$

s.t. $f = g \cdot h + r$ where $h \neq \emptyset$ and $g \perp h$.

Example:

$$f = abc + abd + de$$

$$g = a \cdot b + e$$

$$\frac{abc}{ab} = c, \quad \frac{abd}{ab} = d, \quad \frac{de}{ab} = \emptyset$$

$$\therefore h_1 = \{c, d\}$$

$$\frac{f}{g} = \frac{d}{h} + \frac{abc}{r}$$

$$\frac{abc}{e} = \emptyset, \quad \frac{abd}{e} = \emptyset, \quad \frac{de}{e} = d$$

$$\therefore h_2 = \{d\}$$

$$\therefore h = d, \quad h_1 \cap h_2$$

Def. The primary divisors of f is $P(f) = \{ f/c \mid c \text{ is a cube} \}$.

↑
a conjunction of literals

$$f = abc + abde$$

$f/a = bc + bde$ is a primary divisor.

Def: The kernels of f are $K(f) = \{ k/k \in P(f), \text{ the only cube dividing } k \text{ evenly is } 1 \}$.

Example:

$$f = a \cdot b \cdot c + a \cdot b \cdot d \cdot e$$

$f/a = bc + bde$ is a primary divisor, but not a kernel.

$f/ab = c + de$ is a kernel and ab is called a co-kernel.

Example:

~~$f/a = bc + bde$~~
 ~~$f/b = ac + ade$~~

$$G = af + bf + ace + bce$$

Kernels

Co-kernels

$G/a \Rightarrow$	$ce + f$	a
$G/b \Rightarrow$	$ce + f$	b
$G/c \Rightarrow$	$ae + be$	c
$G/f \Rightarrow$	$a + b$	f
$G/ce \Rightarrow$	$a + b$	$c \cdot e$

∴ f can be factored to $(c+de)(ab)$ to reduce the literal count !!!
 $7 \rightarrow 5$

$$H = ade + cde$$


$$H/de = a+c$$

Kernel

Co-kernel

de

Kernel Extraction targeting Low power



$$D = d_1 + d_2 + \dots + d_p \leftarrow \begin{matrix} a \\ \text{kernel of } f_1 - f_L \text{ used as} \\ \text{a divisor.} \end{matrix}$$

$$Q = \{q_1, q_2, \dots, q_R\} \leftarrow \text{Co-kernels}$$

Example:

of literals = 14

$$F_1 = axy + auw + vZ$$

$$F_2 = bcxy + bcuw + vZ$$

$$D = \underbrace{(xy)}_{d_1} + \underbrace{(uw)}_{d_2} \leftarrow \text{kernel}$$

$$q_1 = a$$

$$q_2 = bc$$

$$D = xy + uw$$

$$F_1 = aD + vZ$$

$$F_2 = bcD + vZ$$

of literals = 13

$$R = 2, p = 2$$

The area saved by extracting D is

$$(R-1) \sum_{i=1}^P \text{lit}(d_i) + (P-1) \sum_{i=1}^R \text{lit}(g_i) - R$$

↑
 Literals saved by
 not repeating the kernel

↑
 Literals saved by
 not repeating the co-kernels


↖ # of Literals ~~8~~
~~for i=1 to R~~
 introduced by
 extracting kernel D

Example:


$$(2-1) (\text{lit}(d_1) + \text{lit}(d_2)) + (2-1) (\text{lit}(g_1) + \text{lit}(g_2)) - 2$$

$$= 4 + 3 - 2 = 5$$

↑
 There are
 2 D's in
 the new
 expression



$F_1 = aD$ ← Both D's
 $F_2 = bcD$ ← are newly
 added.



The power saved by extracting D is: Assume all capacitances are constant = unit. \therefore don't care it. (62)

Equation (3) in page 274 of textbook.

$$R-1 \sum_{i=1}^M E(V_i) L_S(V_i, D) + \text{switch activity at node } W.$$

Δ # of times V_i appear in D

$\star (2-1) * (t(x) + t(y) + t(u) + t(w)) +$ \leftarrow switch activity \times Capacitance = effective capacitance
Now, ignore capacitance

x, y, u, w originally feeds 2 gates for each signal, as 1.

now only one to kernel (xy+uw)

\therefore power saved by the reduction in the load on the inputs of the kernel.

$$\star (2-1) * (t(a) + t(b) + t(c)) +$$

Each of signals a, b, c feeds 2 gates originally.


Now, only one to the co-kernel (a, bc)

\therefore power saved by the reduction in the load on the inputs to the co-kernels of the given kernel.

$$\star t(axy) + t(auw) + t(bcy) + t(bcw) -$$

power saved by removal of cubes from the original function.
(gates)

$2 * t(D) -$



power consumption ~~newly~~ added to output of the new Node (D). inserted.

$(t(xy) + t(uw)) -$

power consumption at the output of the cubes of the new node _(D) inserted.

$(t(aD) + t(bcD))$


power consumption at the output of the new cubes ~~alpha~~ alpha, beta.

For the above example, with $P(a) \dots P(z)$, we can calculate all t values.

Finally, the power value = 0.647

\therefore the kernel extraction for D can same power.


Summary



- ① Compute K : the set of all kernels for all functions
- ② Generate D : the set of all kernel intersections for kernels in K .
- ③ Extract the sub-expression $D_i \in D$ which has the maximum power value.
- ④ Repeat ③ where there exists a sub-expression D_i with a positive power value.


- power optimization by substitution
- Substitution does not always guarantee a reduction in the power cost of the ckt.
- Example: $F_1 = abc$ $F_2 = ab$

$P(a) = P(b) = P(c) = 0.9, P(F_2) = 0.5$




$P(F_2) \neq P(a) \times P(b)$ due to spatial dependence between a and b.

Implementation one:



Implementation 2:




For F_2 : only input changes.

Input of F_1 has been changed from

loss in new connector: $(0.5)(0.9) \times 2 + 0.9 \times 0.1 \times 2$
 $= 0.5 + 0.18$
 $= 0.68$

same in a, b. $(0.9)(0.1) \times 2 + (0.9 \times 0.1) \times 2 + (0.9 \times 0.1) \times 2 = 0.18 \times 3 = 0.54$

E.g.




only 00 & 11 can be applied to i & j

$$\begin{aligned} \rightarrow P(\text{output} = 1) &= P(i=1, j=1) \\ &= P(i=1) \\ &= 0.9 \end{aligned}$$

instead of

$$\underline{\underline{0.9 \times 0.9 = 0.81}}$$



power consumption for each product term:

$$P(g_i) = \frac{V_{dd}^2 f}{2} \left(C_{AND} \cdot \overset{\substack{\text{switching} \\ \text{activity}}}{E(g_i)} + \sum_{l_j \in lit(g_i)} C_{IN} E(l_j) \right)$$

load seen by the output of the AND gate

load seen by the inputs of AND
↓
 $C_{IN} E(l_j)$


The power consumption of f :

$$P = \frac{V_{dd}^2 \cdot f}{2} C_{OR} \cdot E(f) + \sum_{g_i \in Q} P(g_i)$$

load seen by the output of the OR gate.

Prob. Given a boolean function f with input set $V = (v_1, v_2, \dots, v_n)$ and signal probability $p(i)$ for each input, find a two-level implementation of the function f s.t. the power as given by the above equation is minimum.

- For minimizing area, only prime implicants need to be included.





(Any non-prime implicant \exists can be improved by making \exists prime).
 For minimum area: we use $\bar{a}\bar{c} + b\bar{c}d + ac\bar{a}$
 For power, we may use: $\bar{a}\bar{c} + ab\bar{c}d + ac\bar{d}$

- Not the case for minimizing power consumption


Example:

$p(a) = 0.9, p(b) = p(c) = 0.5$




$F_1 = ab + bc \rightsquigarrow$ for area, we use this

$F_2 = ab + \bar{a}bc \rightsquigarrow$




F₁ implementation: $ab + bc$

F₂ implementation: $ab + \bar{a}bc$



$P_1 = 0.25$
 $P_0 = 0.75$
 $2P_1 \cdot P_0$
 $= 0.375$

$x=1$ if
 $abc = 011,$
 110
 111
 $P_1 = 0.9 \cdot 0.5 \cdot 0.5 +$
 $0.9 \cdot 0.5 \cdot 0.5 +$
 $0.1 \cdot 0.5 \cdot 0.5$
 $= (0.25)(1.9)$
 $= 0.475$



$P_0 = \bar{a}bc$

$= 0.1 \cdot 0.5 \cdot 0.5$
 $= 0.025$

$2P_1 \cdot P_0 = 2 \cdot 0.25 \cdot 0.975$
 $= 0.04875$

This implementation

* Should choose

* If output load of G is very large, than F₂ implementation saves power. (e.g., G favours to several other gates).

• d in this side saves 0.32625 of switching prob.


• But, a and \bar{a} both add:

$0.1 \cdot 0.9 \cdot 2 \cdot 2 = 0.36$

• So, power increase about 0.03375



F1




F2

The reduction in power at output of node ~~is~~ ^{can't} ~~more than~~ offsets the increase in the power due to including literal a

i. ~~Reduce~~ power dissipation.
 increase

def. An implicant g_i is a power prime implicant (PPI) if



$$\forall g_j \quad g_i \subset g_j \iff \text{pow}(g_i) < \text{pow}(g_j)$$



★ This definition is very restrictive !!!




$$2 \cdot \frac{3}{16} \cdot \frac{13}{16} = \frac{39}{128} \approx 0.30$$

Example:




Example: use a very exasperating case

$p(a) = 0.01 \quad p(b) = p(c) = 0.5$




$$[2 \cdot 0.5 \cdot 0.5] [2(0.5)(0.5)] + 2[\frac{1}{2}][\frac{3}{4}] = 0.5 + 0.375 + 0.5 = 1.375$$



$$2(0.01)(0.99) + 2(0.5)(0.5) + 2(0.5)(0.5) + 2[0.01 \times 0.25][1 - 0.01 \times 0.25]$$
$$= 0.0198 + 1 + 2(0.0025)(0.9975)$$
$$= 1.0198 + 0.005 = 1.025$$

If $P_{wr}(abc) < \min [P_{wr}(abc's \text{ predecessor } PPIs)]$

⇒ abc is a PPI.




$$2(0.01)(0.99) + 2(0.5)(0.5) + 2[0.005][1 - 0.005]$$
$$= 0.0198 + 0.5 + 0.01$$
$$= 0.529$$

∴ abc is not a PDW or PTIME implicant (PPI).

Definition: predecessor cubes of an implicant f_i with n literals (72)
 Successor cubes of an implicant f_i ...

Example:



Cube (abc) for a function with inputs $\{a, b, c, d, e\}$ has predecessor cubes (ab)(ac)(bc) and successor cubes (abcd)(abcd-bar)(abcde)(abcde-bar) for exple.

Basic idea:

- ① Generate all prime implicants (they are PPI's obviously)
- ② Develop power prime implicants from all PPI's
- ③ Find ~~minimum~~ PPI's to cover the function with minimum power consumption.

Lemma:

(example)


If (ab) is a PPI and ^{successors} abc, abd, abe are not PPI's, then none of the cubes $abcd, abce, abde$ and $abcde$ is a PPI.

(Assume we have a, b, c, d, e literals)

Theorem:

~~Example~~

Key point:
 Just need to check the immediate predecessor's power.



① Q : all PPI's with $(n-1)$ literals

② ~~If $f_j \in Q$ and f_j has the smallest power dissipation in Q~~

③ f_i has at least one predecessor cube in Q

④ f_i is a PPI $\iff \forall f_j \in Q, f_i \subset f_j, Pwr(f_i) < Pwr(f_j)$


note: we can use \leftarrow of the above theorem to check for g_i .

def: Given g_i , an implicant of function f , $g_i^{l_1 l_2 \dots l_k}$ represents the implicant generated by lowering literals $l_1 l_2 \dots l_k$ in g_i .

Example:

$$g_i = abc$$

$$g_i^{de} = abcde$$




Lemma: Given implicant g_i with $P(g_i) = x$ and literal L :

$$Pwr(g_i^L) < Pwr(g_i) \iff P_L < \frac{x-x^2}{1+x^2}$$

\uparrow
 $P(L=1)$

How to get this important property?



$$\frac{C_{AND} \cdot E(g_i + L) + \left[\sum_{\alpha} C_{IN} E(L_j) \right] + C_{IN} E(L)}{Pwr(g_i^L)} < \frac{C_{AND} \cdot E(g_i) + \sum_{\alpha} C_{IN} E(L_j)}{Pwr(g_i)}$$

\uparrow
 simplify activity

$$\Rightarrow E(g_i + L) + E(L) < E(g_i)$$

$$\uparrow \qquad \qquad \qquad \uparrow$$

$$2P_L(1-P_L) \qquad \qquad \qquad 2x(1-x)$$

$$2 \left[\frac{P_1 P_2 \dots P_m \cdot P_L}{x} \right] \left[1 - \frac{P_1 P_2 \dots P_m \cdot P_L}{x} \right] = 2P_L x (1 - P_L x)$$

function Generate_PP(F)

begin

P = generateAllPrimes(F);

PP = initializePP(P); place prime implicants with n literals in PP_n.

for (i=1; i < N; i++) do

Q = findSuccessorCubes(PP_i); ← all implicants in Q has i+1 literals.

for each (g ∈ Q) do
i+1 literals

g_j = findMinPowerPredecessor(g, PP_i); ← return the predecessor cubes of g which has the smallest power cost.
i-literal i+1 literals i-literal

L = literalLoweredInQ(g, g_j)
i+1 literals i-literal

if (P(L) < $\frac{P(g_j) - P^2(g_j)}{1 + P^2(g_j)}$) then

PP_{i+1} = PP_{i+1} ∪ g;

endif

endfor

endfor


return PP

end

- Once the set of all PPIs of the function are generated, a minimum cover problem will be used to select a set of PPIs which cover the function and have minimal power cost.

* power optimization for PLA : no time to cover.

Low power Technology Mapping



Two phases:

- 1: The logic network is decomposed into basic gates (technology decomposition)
2. The basic-gate network is covered using the library gates by a tree cover technique. (cell binding)

• The role of technology mapping:

finish the synthesis of CKT by performing the final gate selection from a particular cell library.

• It is not the role of technology mapping to








① Change the CKT structure radically

e.g. should not find common subexpressions between two or more parts of the CKT

② Reduce the number of levels of logic along the critical path.


e.g. TM can just choose fastest gates along the critical path, and use the most area-efficient combination of gates off the critical path.

• Example cell library used for T.M.


Gate	Cost	symbol	primitive	DAG
Inverter	2			
NAND2	3			
NAND3	4			

NAND 4

5




~





AOI21

4





AOI22

5



XOR


4




• T.M

Step 1: Convert general ckt synthesized to NAND gates + inverters


Example:



Step II: ~~Technology decomposition~~
Subject graph partitioning (Remove all fanouts)



Step III. Technology Decomposition (Decompose everything to inverters or 2-input NAND gates)




all others are not changed



Technology Decomposition for Low-power

- * Convert a Boolean network to another set consisting of only 2-input NAND and inverter gates.
- * Try to minimize the sum of switching activities at the internal nodes of the network.
- * principle: try to inject high switching activity inputs to the decomposition tree as late as possible

Example: show by AND.



should be



Like Huffman's Code generator


$E^A(SW) = 0.246$

$E^B(SW) = 0.512$

cell Binding for Low-power


- principle: Try to hide nodes with high switching activity inside the gates where they drive smaller load capacitances.

Example:




- ~~power~~ post-Mapping power optimization
- performed after technology mapping has been finished.
- Try to reduce power further by re-wiring.

Example:



All gates are provided by cell library.

Functionally Equivalents



If the switching activity of β is $<$ that of α & input gate capacitance is large

\Rightarrow the ~~same~~ re-wiring can save significant of power.